Introduction {#Sec1}
============

In active matrix organic light emitting diode (AMOLED) back planes, amorphous and *c*-axis crystalline oxide semiconductor-based thin film transistors (TFTs) with high performance and high reliability are used as switching and driving elements because of their outstanding electrical and stability characteristics, low-temperature processing availability, and large area deposition capability^[@CR1]--[@CR8]^. For high pixel-density, high-frame-rate, and large-area display back panels, TFTs should have high transistor mobility (over 10--30 cm^2^/V·s)^[@CR8]--[@CR15]^. Among various oxide semiconductors, double-layer heterojunction structures composed of a high-reliability front channel and a high-mobility back channel (or the reverse structure) have been studied to achieve high mobility while easing the trade-offs among mobility, initial threshold voltage, and reliability characteristics^[@CR13]--[@CR21]^. Use of heterojunction oxide semiconductors is a cost-effective strategy in comparison to finding new composite materials^[@CR22],\ [@CR23]^. On the other hand, amorphous and nano-crystalline oxide semiconductors have inherent defects in their active channels because of some (or a substantial degree of) disordered crystalline structure. In addition, two different materials of gate insulator/semiconductor and passivation layer/semiconductor result in the formation of a front- and back-channel interface^[@CR24]--[@CR30]^. Carrier transport in oxide TFTs is dominated by both defects in the bulk and the interface with sub-gap states exponentially located in energy^[@CR31]--[@CR35]^. When a flat-band voltage is applied to the oxide TFT, the injected carriers drift to defect in bulk and interface. With a high gate voltage, the carrier is trapped in sub-gap state by the tunneling. This causes transient charge trapping and device instability^[@CR36],\ [@CR37]^. These remain fundamental problems for the successful production of high-resolution, high-frame-rate back panels. Therefore, it is necessary to study the effect of defects, which cause charge trapping and device instability. The conventional DC measurement method is limited to long-time trapping and device instability, making it difficult to obtain an overall picture^[@CR38]--[@CR41]^.

In our work, we aim to understand defects and investigate both their impact on device performance and the transient charge trapping characteristics of dual active-layer TFTs with HfInZnO (HIZO) front channels and InZnO (IZO) back channels using pulse *I--V* measurements, and provide an accurate method for determining mobility in an environment with minimal charge trapping^[@CR42]--[@CR46]^. To this end, we employed microsecond fast ramp *I--V* (μs-FIV), pulse *I--V* (PIV), the transient current method, and discharge current analysis (DCA). The μs-FIV and PIV methods permit relatively fast sweeping and measurement times on the order of μs, unlike the conventional DC *I--V* method^[@CR47]--[@CR54]^. Thus, because we employ μs-FIV measurement, the charge trapping phenomenon induced by the defects can be minimized during measurement, enabling us to extract near-intrinsic transistor parameters. In addition, we extracted the sub-gap states of amorphous oxide TFTs with quantified parameters using the DCA method, which is a modified charge pumping method^[@CR55],\ [@CR56]^. In the DCA measurement method, we applied a periodic pulse to the gate at a controlled frequency and measured the discharge current, thereby extracting the sub-gap states that are exponentially distributed in energy in the oxide TFT^[@CR57]--[@CR59]^. DCA result shows that the bilayer HIZO-IZO oxide TFT has lower sub-gap states in the oxide TFT, then in the single-layer HIZO oxide TFT. We also discuss the model of charging phenomena of single-layer HIZO and bilayer HIZO-IZO oxide TFTs using the transient current measurement method with varying temperature^[@CR36],\ [@CR51],\ [@CR52]^. We observed fast and slow charge-trapping phenomena for both devices and provide a possible model following temperature-insensitive fast charging and thermally activated slow charging at two different trap energies. The various pulsed *I--V* techniques described in this paper are expected to help accurately extract the sub-gap density of states and the transistor parameters, and improve understanding of the impact of charging on oxide TFTs.

Results {#Sec2}
=======

As seen in Fig. [1(a)](#Fig1){ref-type="fig"}, the cross-sectional high-resolution scanning transmission electron microscopy image shows the Mo bottom gate TFT with a top-contact Mo source/drain and passivation layer structure. An inverted staggered bottom-gate oxide TFTs were fabricated using a standard semiconductor fabrication process technology. For all of the electrode, Mo electrode was deposited by radio frequency (RF) sputtering using O~2~/Ar gas and subsequently growing a gate insulator of SiO~2~ by the plasma-enhanced chemical vapor deposition (PECVD). As an active channel, four different type of semiconductor layer configurations, such as HIZO (40 nm), HIZO (20 nm)-IZO (20 nm), HIZO (20 nm)-IZO (40 nm) and IZO (60 nm) channel, were employed. Each active channel was deposited at room temperature by RF magnetron sputtering method. Subsequently, source/drain electrodes were sputtered at room temperature, followed by pattering process. Then PECVD SiO~x~ passivation layer was formed and contact hole was patterned. The detail of fabrication can be found in the Methods (Device Fabrication). The transmission electron diffraction pattern images of the bilayer semiconductors, top IZO, and bottom HIZO, in the right part of Fig. [1(a)](#Fig1){ref-type="fig"}, show tiny dots and characteristics lines in the hazy background image, implying that both semiconductor layers are composed of the nano-crystalline phase in an amorphous medium^[@CR4]^. The energy dispersive spectroscopy data in Fig. [1(b)](#Fig1){ref-type="fig"} verifies that top and bottom layers are made of IZO and HIZO, respectively. For composition analysis, the concentrations of Hf, In, and Zn were determined from different HIZO and IZO samples using inductively coupled plasma atomic emission spectrometry (ICP-AES) on a Shimadzu ICPS-8100 sequential spectrometer. We found that for IZO, Zn/(In + Zn) and In/(In + Zn) are 0.51 and 0.49, respectively. For HIZO, Zn/(Hf + In + Zn), In/(Hf + In + Zn), and Hf/(Hf + In + Zn) are 0.4, 0.53, and 0.07. For electrical analysis on both samples, the Hall mobility and carrier concentration of HIZO and IZO were determined using Hall effect measurement (HIZO; μ: 17.2 cm^2^/V·s, *n* ~carrier~: 2.71 × 10^15^ cm^−3^ and IZO; μ: 48.4 cm^2^/V·s, *n* ~carrier~: 9.93 × 10^15^ cm^−3^), as shown in Fig. [1(c)](#Fig1){ref-type="fig"}. In our study, the front HIZO semiconductor layer adjusts the threshold voltage and the back IZO semiconductor layer was designed as a high-mobility channel^[@CR10],\ [@CR60],\ [@CR61]^. A schematic of the bilayer oxide TFT is presented in Fig. [2(a)](#Fig2){ref-type="fig"}. For μs-FIV, PIV, and DCA measurements, we designed the device such that it minimized the overlap capacitances among the gate, source, and drain. Thus, all electrodes were patterned using conventional lithography and dry etching methods. A schematic of the μs-FIV/PIV measurement is shown in Fig. [2(b)](#Fig2){ref-type="fig"}. For fast-pulse electrical testing, we used the waveform generator/fast measurement unit (WGFMU) module in the B1500A semiconductor parameter analyzer. For the DC *I--V* measurements, the voltage sweep rate was 1 V/s; for μs-FIV and PIV measurements, a single pulse (rise time and fall time 10 μs, pulse width 2 ms) was used. DCA was performed using a high-speed pulse generator (Agilent 81104 A) and a source meter (Keithley 2401) to obtain the quantitative parameters of the number of sub-gap states in the oxide TFT.Figure 1(**a**) Cross-sectional high annular transmission electron microscopy image of bilayer oxide TFT and transmission electron diffraction patterns of IZO (right top) and HIZO (right bottom) (**b**) Energy dispersive spectroscopy data of IZO (top) and HIZO (bottom). (**c**) Comparison of electrical properties for single-layer HIZO and IZO thin film by Hall effect measurement. Figure 2(**a**) Basic schematics of bilayer oxide TFT with bottom gate, top contact, and passivation layer. (**b**) schematic of μs-FIV/PIV system setup. (**c**) DC *I--V* characteristics of various oxide TFTs. Inset shows representative fast *I--V* and DC *I--V* data for HIZO TFT. (**d**) Extracted mobility versus voltage ramping time for various oxide TFTs. (**e**) Sub-threshold slope, hysteresis, and mobility extracted from DC *I--V* and fast *I--V* measurement methods for four different active oxide semiconductor transistors.

Figure [2(c)](#Fig2){ref-type="fig"} shows a typical DC *I--V* curve of four TFTs with active layers of HIZO (40 nm), HIZO (20 nm)-IZO (20 nm), HIZO (20 nm)-IZO (40 nm) and IZO (60 nm). When a relatively thick IZO layer is used, the drain current level is increased because of both the high carrier concentration and the high mobility of IZO as the IZO thickness increases^[@CR60],\ [@CR61]^. The DC *I--V* measurement method has a relatively long sweep/measurement time, and thus, the tested device experiences significant electrical stresses, thereby leading to significant charge trapping, mobility degradation, and device instability^[@CR42]^. Therefore, we employed a fast *I--V* measurement method to minimize the fast trapping effect, thereby improving drain current and mobility. Properties were measured at a relatively rapid rise rate of several microseconds, as compared to conventional DC *I--V*. As shown in the inset in Fig. [2(c)](#Fig2){ref-type="fig"}, the fast *I--V* measurement technique for the HIZO TFT compensates for the fast trapping effects, showing a higher drain current than the DC technique. Figure [2(d)](#Fig2){ref-type="fig"} shows the mobility versus voltage ramping time (i.e., 10 μs, 100 μs, 300 μs, and 500 μs). As expected, with shorter voltage ramping times, there is higher drain current because of minor charge trapping. Charge trapping depends on gate voltage ramping time. Slow voltage ramping results in high charge trapping. Such a microsecond short sweeping and measurement time can avoid and minimize some channel carriers to be trapped in the shallow-level defects placed in the semiconductor with a certain level of sub-gap states also gate insulator film or at the interface. Therefore, a fast I-V measurement method has been employed to minimize the effect of fast charging, leading to evaluate the near-intrinsic mobility. Various mobility values of the four devices are presented Results show that the highest mobility was achieved with bilayer HIZO-IZO devices with relatively thick IZO layers. In addition, the mobility increase rates (*μ* ~fast~/*μ* ~dc~) for HIZO (40 nm), HIZO (20 nm)-IZO (20 nm), HIZO (20 nm)-IZO (40 nm) and IZO (60 nm) TFTs were 173.8%, 38.5%, 28.8% and 23.8% respectively, indicating that bilayer devices with relatively thick IZO layers have fewer defects. As will be discussed below in detail, this phenomenon occurs because HIZO has a relatively large number of acceptor-like sub-gap states, causing charge trapping and device instability^[@CR62]--[@CR65]^. To further analyze the transient charging effect, we performed single-pulse *I--V* measurements. The voltage ramping profile for this measurement is shown in Fig. [3(a)](#Fig3){ref-type="fig"}. In the single-pulse *I--V* measurement setup, we started to apply a relatively negative bias to the gate. During this stage, residual charges, which might be trapped in defects, are discharged. In the first stage, we ramp the gate voltage from 0 V to the transistor turn-on voltage during a rise time of 10 μs and simultaneously measure the drain current. In the second step, the transistor is turned on and some of the majority channel carriers might be trapped in the defects, causing a shift of the threshold voltage toward the positive gate bias direction and reducing the drain current level, because we applied the pulse for 2 ms and the drain current was gradually reduced during this time because of charge trapping. In the third phase of single-pulse measurement, we ramped down the gate voltage from the transistor turn-on voltage to 0 V during a fall time of 10 μs while measuring the drain current. For the three steps, the measured drain current versus gate voltage plots for four devices during rising and falling times (T~R~ and T~F~, respectively) are presented in the left part of Fig. [3(b)](#Fig3){ref-type="fig"}. During single-pulse measurement (composed of three phases), the transient drain current versus pulse time for four devices was measured; results are plotted in the right part of Fig. [3(b)](#Fig3){ref-type="fig"}. When we performed singe-pulse measurement at various voltage rising times (i.e., 1 μs, 10 μs, 100 μs, 300 μs, and 500 μs), the transient drain current during the pulse time gradually becomes saturated after 0.5 ms, as seen in Fig. [3(c--f)](#Fig3){ref-type="fig"}, following typical charge trapping behavior. The reduction of drain current during the pulse indicates charge trapping, and that transient charging behavior is significant for a single-layer HIZO TFT, but less so for a bilayer oxide TFT with relatively thin IZO, and insignificant for bilayer oxide TFT with relatively thick IZO, which is consistent with the result presented in Fig. [2](#Fig2){ref-type="fig"}. Transient charging behavior for four devices match the three-trap model with three trap time constants, as given by Eq. ([1](#Equ1){ref-type=""})^[@CR43]^.$$\documentclass[12pt]{minimal}
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To extract the sub-gap states of the oxide TFT of four different channel structures, we exploited a DCA method modified by the charge pumping method^[@CR55]--[@CR59]^. Figure [4(a)](#Fig4){ref-type="fig"} shows the measurement diagram of the DCA method. The pulse generator (Agilent 81104 A) and the source meter (Keithley 2401) were controlled using the Lab-view program. We applied a periodic voltage pulse to the gate while the end nodes of source and drain were grounded, enabling us to modulate the carrier concentration. Figure [4(b)](#Fig4){ref-type="fig"} shows the gate pulse shape and corresponding discharge current versus the measurement frequency. When we ramp up the gate voltage, the interface and the bulk channel (with and without sub-gap states) are charged. Upon ramping down the gate voltage, the majority carriers in the channel are quickly discharged via source and drain. Thereafter, charges trapped in the interface and the channel with sub-gap states are slowly discharged. At a certain read time, we measured this discharge current at the drain using the source meter. Therefore, the tail part of the discharge current, δ*I*, is related to the carriers discharged from the interface and the bulk channel with sub-gap states. The details of the measurement method and related physics are found in previous work^[@CR57]--[@CR59]^. As we measure the discharge current as a function of measurement frequency for the oxide TFT Fig. [4(b and c)](#Fig4){ref-type="fig"}, the discharge current level varies with measurement frequency. At measurement frequency changes from 10 kHz to 1 MHz (from the 1^st^ to the 3^rd^ step), the discharge current linearly increases. Then, above 1 MHz, the value becomes saturated. For extracting the number of defects, we measured the discharge current of the device at a measurement frequency of 100--500 kHz. The number of charging sites is extracted from the slope, δ*I*/δ*f*, using Eq. ([2](#Equ2){ref-type=""}),$$\documentclass[12pt]{minimal}
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Figure [4(j)](#Fig4){ref-type="fig"} presents the sub-gap density profile of exponentially distributed in energy. The density of the sub-gap states in the four oxide devices, namely, HIZO (40 nm), HIZO (20 nm)-IZO (20 nm), HIZO (20 nm)- IZO (40 nm) and IZO (60 nm) TFTs are 1.2 × 10^18^, 3.7 × 10^17^, 1.6 × 10^17^, 8.6 × 10^16^/cm^3^, respectively. Table [1](#Tab1){ref-type="table"} summarizes the parameters of the sub-gap density profile from the model *g*(*E*) = *N* ~*DA*~·*exp*{(*E* − *E* ~*C*~)/*kT* ~*DA*~} + *N* ~*TA*~·*exp*{(*E* − *E* ~*C*~)/*kT* ~*TA*~}, where *N* ~DA~ is the acceptor-like deep state density, *kT* ~DA~ is the acceptor-like deep state characteristic energy, *N* ~TA~ is the acceptor-like tail state density, and *kT* ~TA~ is the acceptor-like tail state characteristic energy^[@CR62]--[@CR65],\ [@CR69]^.Table 1Parameters of sub-gap density of states extracted using the discharging current analysis method.Active channel*N* ~*TA*~ (cm^−3^ eV^−1^)*kT* ~*TA*~ (eV)*N* ~*DA*~ (cm^−3^ eV^−1^)*kT* ~*DA*~ (eV)HIZO (40 nm)6.1 × 10^18^0.097.4 × 10^17^0.5HIZO (20 nm)-IZO (20 nm)2.3 × 10^18^0.113.5 × 10^17^0.6HIZO (20 nm)-IZO (40 nm)1.2 × 10^18^0.121.1 × 10^17^0.6IZO (60 nm)8.5 × 10^17^0.141.0 × 10^17^0.6

To further understand the transient charge trapping phenomena, the transient drain current versus pulse time plots for representative single-layer HIZO and bilayer HIZO-IZO TFTs were measured with different measurement temperature, as shown in Fig. [5](#Fig5){ref-type="fig"}. We used the model of G. Bersuker in which the existing sub-gap states or defects are filled via two processes, as shown in Fig. [5(a)](#Fig5){ref-type="fig"}  ^[@CR36],\ [@CR51],\ [@CR52]^. As we apply a positive gate voltage, electrons drifting toward the front active channel are charged or trapped by acceptor-like sub-gap states. This step is called P~C~, which is a dominant process in the fast-transient charge trapping mechanism. Then, when electrons have sufficient thermal energy, the charged or trapped electrons are activated to overcome the barrier, then move via the trap (process P~T~). On the other hand, P~T~ is a secondary (and slow) transient electron trapping process based on electrons having sufficient thermal energy^[@CR36]^. In this model, the equation for the kinetics of electron trapping can be expressed as follows.$$\documentclass[12pt]{minimal}
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                \begin{document}$$n={N}_{0}(1-{e}^{-pt})$$\end{document}$$Here, *n* is the number of the occupied defect-sites, *N* ~*0*~ is the total available trap number, *p* is the electron-trapping probability, and *t* is the time for the process. Figure [5(b and c)](#Fig5){ref-type="fig"} show the transient drain current of HIZO and HIZO-IZO layers versus measurement temperature. By fitting equation ([4](#Equ4){ref-type=""}) to Δ*I* ~*D*~ during the short charging time (initial 50 μs), we analyzed fast electron trapping characteristics, which indicate that fast charging is not dependent on measurement temperature. For single-layer HIZO and bilayer HIZO-IZO TFTs, the extracted *N* ~0~ values are on the order of 8.4 × 10^13^ and 2.2 × 10^12^ cm^−2^, respectively.Figure 5(**a**) Transient charge trapping model in oxide semiconductor TFT. (**b**,**c**) Representative transient current data of HIZO and HIZO-IZO oxide TFTs at different measurement temperatures (25 to 175 °C) during the short pulse of 100 μs. (**d**) Experimental (symbol) and modeled (line) drain current change for 50-μs short pulse time for both devices. Transient current data of (**e**) HIZO and (**f**) HIZO-IZO oxide TFTs during the relatively long pulse time (1000 ms). Experimental (symbol) and modeled (line) transient current reduction of (**g**) HIZO and (**h**) HIZO-IZO oxide TFTs. (**i**) Activation energies *E* ~*i*~ extracted from charge trapping probability, *p* ~*i*~ values versus measurement temperature for both oxide TFTs.

To probe the slow transient charge trapping phenomena, the transient drain current versus time was obtained during the long stress time (approximately 1000 ms), as depicted in Fig. [5(e,f)](#Fig5){ref-type="fig"}, because slow transient charging follows a thermally activated process from trap to trap via activation energy. According to this model including the thermal activation process, the kinetics of the charging process can be expressed by Eq. ([5](#Equ5){ref-type=""}).$$\documentclass[12pt]{minimal}
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In our study, we used two terms in Eq. ([6](#Equ6){ref-type=""}) based on fitting for all measurement temperatures. Figure [5(g and h)](#Fig5){ref-type="fig"} show measured (symbol) and fitting (line) *ΔI* ~*D*~ data for the slow transient charging model for two devices, respectively. The relation of \[ln(*P* ~*i*~) versus 1/*kT*\] generates *E* ~1~ and *E* ~2~, which represent trap energy barriers for slow transient charge flux: *E* ~1~ = 0.24 eV, *E* ~2~ = 0.30 eV (single-layer HIZO) and *E* ~1~ = 0.22 eV, *E* ~2~ = 0.27 eV (bilayer HIZO-IZO), respectively, as shown in Fig. [5(i)](#Fig5){ref-type="fig"}. This result indicates that the single-layer HIZO TFT has a larger number of defects and is more vulnerable to transient charge trapping, relative to the bilayer HIZO-IZO TFT.

Discussion {#Sec3}
==========

In summary, we evaluated the transient charge trapping effect, the charge trapping mechanism, and the dynamic charge transport of single-layer HIZO and high-mobility bilayer HIZO-IZO oxide TFTs. In our study, we carried out μs-FIV, PIV, transient current, and DCA analysis methods. The results indicate that the mobility enhancement rate of single-layer HIZO and bilayer HIZO-IZO is closely related to the charge trapping effect. The charge trapping mechanism follows the three-trap model with three different trapping time constants. The transient charge trapping model for both TFTs follows temperature-insensitive fast-transient charging and thermally activated slow transient charging with shallow and deep trap energies. For single-layer HIZO and bilayer HIZO-IZO TFTs, the extracted *N* ~0~ values are on the order of 8.4 × 10^13^ and 2.2 × 10^12^ cm^−2^, respectively. Insignificant fast-transient charging of the bilayer HIZO-IZO TFT can be explained by the low density of sub-gap states in oxide TFTs. Various trap analysis methods allow us to evaluate defects; transient charge trapping study of oxide semiconductors improves understanding of the device instability and contributes to solving this problem.

Methods {#Sec4}
=======

Device Fabrication {#Sec5}
------------------

We fabricated a bilayer oxide semiconductor TFT using an inverted staggered structure, as shown in Fig. [2(a)](#Fig2){ref-type="fig"}. The integration of metal oxide semiconductor bilayer TFTs was done by sputter deposition a 100-nm thick Mo electrode at room temperature and subsequently growing a gate insulator of 100-nm thick SiO~2~ by the plasma-enhanced chemical vapor deposition (PECVD). As an active channel, four different type of semiconductor layer configurations (such as HIZO (40 nm), HIZO (20 nm)-IZO (20 nm), HIZO (20 nm)-IZO (40 nm) and IZO (60 nm) channel) were employed. The films were deposited at room temperature by radio frequency (RF) magnetron sputtering method using separate 4inch diameter target of In~2~O~3~, ZnO, and HfO~2~. The RF power supplied to each of the targets was adjusted to control the composition of HIZO and IZO. The composition of the channel was analyzed by ICP-AES. The cation ratio was Hf/In/Zn = 0.07/0.53/0.4 for HIZO channel and In/Zn = 0.49/0.51 for the IZO channel. Subsequently, a 100-nm thick source/drain electrodes were sputtered at room temperature, followed by pattering process. Then, 200-nm thick PECVD SiO~x~ passivation layer was formed and contact hole was patterned. After fabrication, the TFT devices were subjected to a post-annealing process in air for 2 h at 200 °C to cure any possible defects in the TFTs.

Device Characterization Device Characterization {#Sec6}
-----------------------------------------------

The DC *I-V*, μs-FIV, and PIV transient current methods were applied using the Agilent waveform generator fast measurement unit (WGFMU) module of the B1500A semiconductor device analyzer. The WGFMU module creates pulses and arbitrary linear waveforms. These are applied to the device via the remote sensing unit (RSU) and current measurements are made using the RSU connected to the drain terminal. For the DC *I*--*V* measurements, the voltage sweep rate was 2 V/s, whereas for the μs-FIV and PIV measurements, the voltage scan rate was 1 V/µs. For DCA, square pulse bias in 100 kHz to 500 kHz range was applied to the gate electrode using a pulse generator (Agilent 81104 A). The pulse width was determined by the duty cycle of the pulse (50%) at a given frequency; the rising/falling time was fixed at 80 ns. The source is connected to ground within the source meter; the drain is connected to the parameter analyzer (Keithley 2401).
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